[1]
“Design and Validation of High Performance SRAM with High Recoverability of Multinode Soft Error ”, IJMEC, vol. 10, no. 6, pp. 157–171, Jun. 2025, Accessed: Jun. 23, 2025. [Online]. Available: https://ijmec.com/index.php/multidisciplinary/article/view/795