Efficient 3-Parallel Polyphase Odd Length FIR Filter using Brent Kung Adder and Booth Multiplier
Abstract
In plan and execution of DSP processors decrease
in power utilization and region advancement
comprises the essential standards. Parallel Finite
Impulse Response (FIR) filter is at the centre of the
plan also, execution. In this paper, utilization of
FFA based 3- equal polyphase FIR filter with
streamlined adder and multiplier instead of
customary adder and multiplier has been
introduced. Accordingly, FFA based 3-parallel
polyphase odd length FIR filter utilizing two
distinct multipliers to be specific Vedic multiplier
and Booth multiplier and the three distinct adders
to be specific Ripple carry adder, carry lookahead
adder, and Brent Kung adder has been proposed.
FFA based 3-equal polyphase FIR filter have been
additionally executed utilizing various multipliers
and adders and are then thought about for
different parameters. The addition is both in delay
and area. Also, low power utilization also, defer
decrease in the Booth multiplier as well as Brent
Kung adder make it exceptionally ideal for
planning of the parallel FIR filter for low power
and little chip region VLSI applications.
Downloads
References
K. K. Parhi, VLSI Digital Signal Processing
System: Design and Implementation (Wiley,
New York, 1999).
[2]. L. K. Phimu and M. Kumar, “Design and
implementation of area efficient 2-parallel filters
on FPGA using image system” in proc. ICECDS,
2017.
[3]. Z.-J. Mou, and P. Duhamel, “Short-length FIR
filters and their use in fast nonrecursive filtering”
IEEE Trans. Signal Process., vol. 39, no. 6, 1991.
[4]. D. A. Parker, and K. K. Parhi, “Low-area/power
parallel FIR digital filter implementation,” J.
VLSI Signal Process. Syst, vol. 17, 1997.
[5]. J. Selvakumar and Vidhyacharan Bhaskar,
“Efficient complexity reduction technique for
parallel FIR digital Filter based on Fast FIR
algorithm,” International Journal of Computer
Applications, Vol. 55, 2012.
[6]. Y.C. Tsao, and K. Choi„ “Hardware-efficient
VLSI implementation for 3-parallel linear-phase
FIR digital filter of odd length” in proc. IEEE
ISCAS, 2012.
[7]. Y.C. Tsao, and K. Choi„ “Hardware-efficient
VLSI implementation for 3-parallel linear-phase
FIR digital filter of odd length” in proc. IEEE
ISCAS, 2012.
[8]. Q. Tian, Y. Wang, G. Liu, X. Liu, J. Diao, and
Hui Xu “Hardware-efficient parallel FIR filter
structure based on modified Cook-Toom
algorithm” in proc. IEEE APCCAS, 2018.
[9]. K Anjali Rao, Abhishek Kumar, Neetesh Purohit,
“Efficient implementation for 3-parallel linear-
phase FIR digital odd length filters” in proc.
IEEE CICT, 2020.
A.Kumar, S. Yadav and N. Purohit, “Exploiting
coefficient symmetry in conventional polyphase
FIR filters,” IEEE Access, vol.7, 2019.
[11]. S.Y. Park, and Pramod K. Meher, “Efficient
FPGA and ASIC realizations of DA-based
reconfigurable FIR digital filter,” IEEE Trans.
Circuit and Syst.II, vol.61, no. 7, 2014.
[12]. T. Vamshi Krishna, Niveditha S, Mamatha G. N,
Sunil M. P. “Simulation study of brent Kung
adder using cadence tool,” International Journal
of Advanced Research, Ideas, and Innovations in
Technology, 2018.
[13]. D. K. Kahar and H. Mehta, “High-speed Vedic
multiplier used Vedic mathematics” in Proc.
ICICCS, 2018.
[14]. Rajesh K., Reddy G. “FPGA implementation of
multiplier accumulator unit using Vedic
multiplier and reversible gates” in proc. ICISC,
2019.
[15]. S. Nagaria, A. Singh, and V. Niranjan “Efficient
FIR filter design using Booth multiplier for VLSI
applications” in proc. IEEE CPCT (GUCON),
2018 Authorized
