Designing of Power Efficient CMOS-Based Digital Decoder
Abstract
The manuscript delves into the design of digital
decoders, specifically focusing on the 4 ×16 and 3 ×
8 decoders. It examines the use of 2 × 4 decoders and
different logic gates in the design process.
Additionally, it explores the implementation of a 4 ×
16 decoder using a 3 × 8 decoder and CMOS
technology, known for its efficient power usage and
fast performance. This study examines power
consumption
in
different
architectural
configurations, with a specific focus on CMOS-based
decoder implementation. The authors adeptly
employ Cadence Virtuoso software for circuit
realization and evaluation. Power consumption
attributes are carefully measured for each decoder
design utilizing CMOS technology as the framework.
The empirical findings are used as the basis for a
thorough comparative analysis, examining the
complex connection between circuit architecture and
power efficiency. The analysis offers valuable
insights for selecting decoders wisely, aiding circuit
designers in finding architectures that strike a
balance between energy efficiency and uninterrupted
operation. Furthermore, it offers a comprehensive
insight
into
contributing
power
to
the
consumption dynamics,
scholarly
community's
understanding of energy-efficient digital circuitry.
The study has the potential to drive innovation and
efficiency in CMOS-based decoding circuits as the
field advances.
Downloads
References
[1] F. Al-Jame, R. A. Al-Fares, W. Ali, H. Ashour,
and N. Murshid, "Journal of VLSI Circuits and
Systems," Journal of VLSI Circuits and Systems,
vol. 5, no. 1,
pp. 55-60, 2023.
[2] Xue, X., Sai Kumar, A., Khalaf, O. I., Somineni,
R. P., Abdulsahib, G. M., Sujith, A., Dhanuja, T., &
Vinay, M. V. S., "Design and Performance Analysis
of 32 × 32 Memory Array SRAM for Low Power
Applications," Electronics (Switzerland), vol. 12, no.
4, 2023.
[3] Prasad, V., Banerjee, A., & Das, D., "Design of
ternary encoder and decoder using CNTFET,"
International Journal of Electronics, vol. 109, no. 1,
pp. 135-151, 2022.
[4] Ramakrishna Gadde, G., "Optimization of
Area, Power, and Delay in BCD to Seven Segment
Decoder using MGDI Technique," International
Journal
of Advances in Engineering and
Management (IJAEM), vol. 3, 2021.
[5] Preethi, D., Valarmathi, R. S., & Harikumar, R.,
"Energy efficient VLSI decoder chip with reduced
PAPR in FECG monitoring," International Journal of
Electronics, vol. 107, no. 8, pp. 1304-1323, 2020.
[6] Paganoti De Almeida, D., Schuertz, J. R.,
Batista, S., & França, L., "A Building Block VLSI
Design of an Information Decoder Using VHDL,"
n.d, 2019.
[7] Rajeev Ratna Vallabhuni, J. Sravana, M.
Saikumar, M. Sai Sriharsha, D. Roja Ran, "An
Advanced Computing Architecture for Binary to
Thermometer Decoder using 18nm FinFET,"
Proceedings of the 3rd International Conference on
Smart Systems and Inventive Technology (ICSSIT
2020), 20-22, August 2020.
[8] N. S. Sumana, B. Sahana and A. A. Deshapande,
"Design and Implementation of Low Power - High
Performance Mixed Logic Line Decoders," 2019 4th
International Conference on Recent Trends on
Electronics,
Information,
Communication &
Technology (RTEICT), Bangalore, India, 2019, pp.
529-534.
[9] P. K. Patel, M. Malik, T. K. Gupta,
"Optimization Techniques for Reliable Low Leakage
GNRFET-Based 9T SRAM," IEEE Transactions on
Device and Materials Reliability, vol. 22, no. 4, pp.
506-516, Dec. 2022.
